Sciweavers

1055 search results - page 164 / 211
» A system level perspective on branch architecture performanc...
Sort
View
CVPR
2006
IEEE
14 years 10 months ago
Context and Hierarchy in a Probabilistic Image Model
It is widely conjectured that the excellent ROC performance of biological vision systems is due in large part to the exploitation of context at each of many levels in a part/whole...
Ya Jin, Stuart Geman
RSP
1998
IEEE
110views Control Systems» more  RSP 1998»
14 years 28 days ago
Rapid Design of Discrete Orthonormal Wavelet Transforms
A rapid design methodology for orthonormal wavelet transform cores has been developed. This methodology is based on a generic, scaleable architecture utilising time-interleaved co...
Shahid Masud, John V. McCanny
PPOPP
2009
ACM
14 years 9 months ago
An efficient transactional memory algorithm for computing minimum spanning forest of sparse graphs
Due to power wall, memory wall, and ILP wall, we are facing the end of ever increasing single-threaded performance. For this reason, multicore and manycore processors are arising ...
Seunghwa Kang, David A. Bader
RAID
2004
Springer
14 years 2 months ago
On the Design and Use of Internet Sinks for Network Abuse Monitoring
Abstract. Monitoring unused or dark IP addresses offers opportunities to significantly improve and expand knowledge of abuse activity without many of the problems associated with ...
Vinod Yegneswaran, Paul Barford, David Plonka
ISCA
2010
IEEE
232views Hardware» more  ISCA 2010»
13 years 7 months ago
Evolution of thread-level parallelism in desktop applications
As the effective limits of frequency and instruction level parallelism have been reached, the strategy of microprocessor vendors has changed to increase the number of processing ...
Geoffrey Blake, Ronald G. Dreslinski, Trevor N. Mu...