Sciweavers

1055 search results - page 191 / 211
» A system level perspective on branch architecture performanc...
Sort
View
LCTRTS
2007
Springer
14 years 2 months ago
Tetris: a new register pressure control technique for VLIW processors
The run-time performance of VLIW (very long instruction word) microprocessors depends heavily on the effectiveness of its associated optimizing compiler. Typical VLIW compiler pha...
Weifeng Xu, Russell Tessier
ICDE
2007
IEEE
137views Database» more  ICDE 2007»
14 years 10 months ago
PASS Middleware for Distributed and Autonomous XML Message Processing
Basic message processing tasks, such as wellformedness checking and grammar validation, can be off-loaded from the service providers' own infrastructures. To enable effective...
Dirceu Cavendish, K. Selçuk Candan
JSSPP
2007
Springer
14 years 2 months ago
A Job Self-scheduling Policy for HPC Infrastructures
The number of distributed high performance computing architectures has increased exponentially these last years. Thus, systems composed by several computational resources provided ...
Francesc Guim, Julita Corbalán
SC
1992
ACM
14 years 20 days ago
Willow: A Scalable Shared Memory Multiprocessor
We are currently developing Willow, a shared-memory multiprocessor whose design provides system capacity and performance capable of supporting over a thousand commercial microproc...
John K. Bennett, Sandhya Dwarkadas, Jay A. Greenwo...
AES
2008
Springer
133views Cryptology» more  AES 2008»
13 years 8 months ago
Alternative neural networks to estimate the scour below spillways
Artificial neural networks (ANN's) are associated with difficulties like lack of success in a given problem and unpredictable level of accuracy that could be achieved. In eve...
H. Md. Azamathulla, M. C. Deo, P. B. Deolalikar