Sciweavers

341 search results - page 50 / 69
» A time predictable Java processor
Sort
View
CASES
2006
ACM
14 years 3 months ago
Automatic performance model construction for the fast software exploration of new hardware designs
Developing an optimizing compiler for a newly proposed architecture is extremely difficult when there is only a simulator of the machine available. Designing such a compiler requ...
John Cavazos, Christophe Dubach, Felix V. Agakov, ...
IJHPCA
2010
113views more  IJHPCA 2010»
13 years 8 months ago
Accurate Heterogeneous Communication Models and a Software Tool for Their Efficient Estimation
In this paper, we analyze restrictions of traditional communication performance models affecting the accuracy of analytical prediction of the execution time of collective communic...
Alexey L. Lastovetsky, Vladimir Rychkov, Maureen O...
HPCA
2005
IEEE
14 years 10 months ago
Unbounded Transactional Memory
Hardware transactional memory should support unbounded transactions: transactions of arbitrary size and duration. We describe a hardware implementation of unbounded transactional ...
C. Scott Ananian, Krste Asanovic, Bradley C. Kuszm...
SIGMETRICS
2004
ACM
103views Hardware» more  SIGMETRICS 2004»
14 years 3 months ago
Myths and realities: the performance impact of garbage collection
This paper explores and quantifies garbage collection behavior for three whole heap collectors and generational counterparts: copying semi-space, mark-sweep, and reference counti...
Stephen M. Blackburn, Perry Cheng, Kathryn S. McKi...
VLSID
2008
IEEE
93views VLSI» more  VLSID 2008»
14 years 4 months ago
Watermarking Video Clips with Workload Information for DVS
We present a lightweight scheme for watermarking or annotating video clips with information describing the workload that would be incurred while decoding the clip. This informatio...
Yicheng Huang, Samarjit Chakraborty, Ye Wang