Sciweavers

11384 search results - page 44 / 2277
» Achieved IPC Performance
Sort
View
SIGMETRICS
2003
ACM
129views Hardware» more  SIGMETRICS 2003»
14 years 1 months ago
Run-time modeling and estimation of operating system power consumption
The increasing constraints on power consumption in many computing systems point to the need for power modeling and estimation for all components of a system. The Operating System ...
Tao Li, Lizy Kurian John
MICRO
1998
IEEE
89views Hardware» more  MICRO 1998»
14 years 29 days ago
Load Latency Tolerance in Dynamically Scheduled Processors
This paper provides quantitative measurements of load latency tolerance in a dynamically scheduled processor. To determine the latency tolerance of each memory load operation, our...
Srikanth T. Srinivasan, Alvin R. Lebeck
HPDC
2012
IEEE
11 years 11 months ago
QBox: guaranteeing I/O performance on black box storage systems
Many storage systems are shared by multiple clients with different types of workloads and performance targets. To achieve performance targets without over-provisioning, a system ...
Dimitris Skourtis, Shinpei Kato, Scott Brandt
HPDC
2012
IEEE
11 years 11 months ago
VNET/P: bridging the cloud and high performance computing through fast overlay networking
networking with a layer 2 abstraction provides a powerful model for virtualized wide-area distributed computing resources, including for high performance computing (HPC) on collec...
Lei Xia, Zheng Cui, John R. Lange, Yuan Tang, Pete...
DAC
2004
ACM
14 years 9 months ago
Profile-guided microarchitectural floorplanning for deep submicron processor design
As process technology migrates to deep submicron with feature size less than 100nm, global wire delay is becoming a major hindrance in keeping the latency of intra-chip communicat...
Mongkol Ekpanyapong, Jacob R. Minz, Thaisiri Watew...