Sciweavers

1427 search results - page 258 / 286
» Achieving High Performance with FPGA-Based Computing
Sort
View
HPCA
2009
IEEE
14 years 2 months ago
Soft error vulnerability aware process variation mitigation
As transistor process technology approaches the nanometer scale, process variation significantly affects the design and optimization of high performance microprocessors. Prior stu...
Xin Fu, Tao Li, José A. B. Fortes
MM
2003
ACM
241views Multimedia» more  MM 2003»
14 years 24 days ago
Invariance in motion analysis of videos
In this paper, we propose an approach that retrieves motion of objects from the videos based on the dynamic time warping of view invariant characteristics. The motion is represent...
Cen Rao, Mubarak Shah, Tanveer Fathima Syeda-Mahmo...
FOCS
1997
IEEE
13 years 11 months ago
General Dynamic Routing with Per-Packet Delay Guarantees of O(distance + 1 / session rate)
A central issue in the design of modern communication networks is that of providing performance guarantees. This issue is particularly important if the networks support real-time t...
Matthew Andrews, Antonio Fernández, Mor Har...
CF
2005
ACM
13 years 9 months ago
An efficient wakeup design for energy reduction in high-performance superscalar processors
In modern superscalar processors, the complex instruction scheduler could form the critical path of the pipeline stages and limit the clock cycle time. In addition, complex schedu...
Kuo-Su Hsiao, Chung-Ho Chen
NOCS
2010
IEEE
13 years 6 months ago
Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems
—Three-dimensional network-on-chip (3D NoC), the combination of NoC and die-stacking 3D IC technology, is motivated to achieve lower latency, lower power consumption, and higher ...
Chih-Hao Chao, Kai-Yuan Jheng, Hao-Yu Wang, Jia-Ch...