Sciweavers

180 search results - page 31 / 36
» Achieving Scalability in Parallel Tabled Logic Programs
Sort
View
SIPS
2008
IEEE
14 years 1 months ago
Unified decoder architecture for LDPC/turbo codes
Low-density parity-check (LDPC) codes on par with convolutional turbo codes (CTC) are two of the most powerful error correction codes known to perform very close to the Shannon li...
Yang Sun, Joseph R. Cavallaro
VLDB
2007
ACM
145views Database» more  VLDB 2007»
14 years 7 months ago
Executing Stream Joins on the Cell Processor
Low-latency and high-throughput processing are key requirements of data stream management systems (DSMSs). Hence, multi-core processors that provide high aggregate processing capa...
Bugra Gedik, Philip S. Yu, Rajesh Bordawekar
CORR
2010
Springer
205views Education» more  CORR 2010»
13 years 7 months ago
Behavioral Simulations in MapReduce
In many scientific domains, researchers are turning to large-scale behavioral simulations to better understand real-world phenomena. While there has been a great deal of work on s...
Guozhang Wang, Marcos Antonio Vaz Salles, Benjamin...
HPCA
2009
IEEE
14 years 2 months ago
Reconciling specialization and flexibility through compound circuits
While parallelism and multi-cores are receiving much attention as a major scalability path, customization is another, orthogonal and complementary, scalability path which can targ...
Sami Yehia, Sylvain Girbal, Hugues Berry, Olivier ...
COOPIS
1998
IEEE
13 years 11 months ago
Towards an Inductive Design of Distributed Object Oriented Databases
Cooperative Information Systems (CIS) often consist of applications that access shared resources such as databases. Since centralized systems may have a great impact on the system...
Fernanda Araujo Baião, Marta Mattoso, Gerso...