Sciweavers

67 search results - page 6 / 14
» Adaptive Aggregation on Chip Multiprocessors
Sort
View
AHS
2006
IEEE
152views Hardware» more  AHS 2006»
14 years 3 months ago
Architecture of a Dynamically Reconfigurable NoC for Adaptive Reconfigurable MPSoC
This paper describes the architecture of our dynamically reconfigurable Network-on-Chip (NoC) architecture that has been proposed for reconfigurable Multiprocessor system-on-chip ...
Balal Ahmad, Ahmet T. Erdogan, Sami Khawam
JSA
2010
173views more  JSA 2010»
13 years 4 months ago
Hardware/software support for adaptive work-stealing in on-chip multiprocessor
During the past few years, embedded digital systems have been requested to provide a huge amount of processing power and functionality. A very likely foreseeable step to pursue th...
Quentin L. Meunier, Frédéric P&eacut...
RTSS
2007
IEEE
14 years 4 months ago
Response-Time Analysis for Globally Scheduled Symmetric Multiprocessor Platforms
In the last years, a progressive migration from single processor chips to multi-core computing devices has taken place in the general-purpose and embedded system market. The devel...
Marko Bertogna, Michele Cirinei
DAC
2008
ACM
14 years 10 months ago
A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip
In this paper we present a reconfigurable routing algorithm for a 2D-Mesh Network-on-Chip (NoC) dedicated to faulttolerant, Massively Parallel Multi-Processors Systems on Chip (MP...
Zhen Zhang, Alain Greiner, Sami Taktak
ASPDAC
2008
ACM
126views Hardware» more  ASPDAC 2008»
13 years 11 months ago
A Multi-Processor NoC platform applied on the 802.11i TKIP cryptosystem
Since 2001, there have been a myriad of papers on systematic analysis of Multi-Processor System on Chip (MPSoC) and Network on Chip (NoC). Nevertheless, we only have a few of their...
Jung-Ho Lee, Sung-Rok Yoon, Kwang-Eui Pyun, Sin-Ch...