Sciweavers

169 search results - page 14 / 34
» Adaptive insertion policies for high performance caching
Sort
View
LCN
2008
IEEE
14 years 1 months ago
Real-time performance analysis of Adaptive Link Rate
—High speed links are widely deployed in modern day computer networks to meet the ever growing needs for increasing data bandwidth. However, with the increase in the link rate, t...
Baoke Zhang, Karthik Sabhanatarajan, Ann Gordon-Ro...
TVLSI
2008
164views more  TVLSI 2008»
13 years 7 months ago
Dynamically Configurable Bus Topologies for High-Performance On-Chip Communication
The on-chip communication architecture is a major determinant of overall performance in complex System-on-Chip (SoC) designs. Since the communication requirements of SoC components...
Krishna Sekar, Kanishka Lahiri, Anand Raghunathan,...
ICDCS
2000
IEEE
13 years 12 months ago
Dynamic Adaptive File Management in a Local Area Network
In light of advances in processor and networking technology, especially the emergenceof networkattached disks,the traditional clientserver architecture of file systems has become...
Jiong Yang, Wei Wang 0010, Richard R. Muntz, Silvi...
AAAI
2006
13 years 9 months ago
Performing Incremental Bayesian Inference by Dynamic Model Counting
The ability to update the structure of a Bayesian network when new data becomes available is crucial for building adaptive systems. Recent work by Sang, Beame, and Kautz (AAAI 200...
Wei Li 0002, Peter van Beek, Pascal Poupart
ISCAS
2006
IEEE
142views Hardware» more  ISCAS 2006»
14 years 1 months ago
An efficient texture cache for programmable vertex shaders
Vertex texturing is state-of-the-art functionality of vertex. Thus, traditional texture caches used in RE are not the 3D geometry processor. However, it aggravates the always appli...
Seunghyun Cho, Chang-Hyo Yu, Lee-Sup Kim