Sciweavers

562 search results - page 100 / 113
» Address Code and Arithmetic Optimizations for Embedded Syste...
Sort
View
GLVLSI
1998
IEEE
122views VLSI» more  GLVLSI 1998»
13 years 12 months ago
Reducing Power Consumption of Dedicated Processors Through Instruction Set Encoding
With the increased clock frequency of modern, high-performance processors over 500 MHz, in some cases, limiting the power dissipation has become the most stringent design target. ...
Luca Benini, Giovanni De Micheli, Alberto Macii, E...
ESTIMEDIA
2009
Springer
13 years 5 months ago
Inter-kernel data reuse and pipelining on chip-multiprocessors for multimedia applications
The increasing demand for low power and high performance multimedia embedded systems has motivated the need for effective solutions to satisfy application bandwidth and latency req...
Luis Angel D. Bathen, Yongjin Ahn, Nikil D. Dutt, ...
AOSD
2008
ACM
13 years 9 months ago
Edicts: implementing features with flexible binding times
In a software product line, the binding time of a feature is the time at which one decides to include or exclude a feature from a product. Typical binding site implementations are...
Venkat Chakravarthy, John Regehr, Eric Eide
CORR
2010
Springer
144views Education» more  CORR 2010»
13 years 7 months ago
Adaptive Demodulation in Differentially Coherent Phase Systems: Design and Performance Analysis
Adaptive Demodulation (ADM) is a newly proposed rate-adaptive system which operates without requiring Channel State Information (CSI) at the transmitter (unlike adaptive modulatio...
J. David Brown, Jamshid Abouei, Konstantinos N. Pl...
VLSID
2006
IEEE
192views VLSI» more  VLSID 2006»
14 years 1 months ago
Beyond RTL: Advanced Digital System Design
This tutorial focuses on advanced techniques to cope with the complexity of designing modern digital chips which are complete systems often containing multiple processors, complex...
Shiv Tasker, Rishiyur S. Nikhil