Sciweavers

562 search results - page 25 / 113
» Address Code and Arithmetic Optimizations for Embedded Syste...
Sort
View
LCTRTS
2010
Springer
13 years 6 months ago
Improving both the performance benefits and speed of optimization phase sequence searches
The issues of compiler optimization phase ordering and selection present important challenges to compiler developers in several domains, and in particular to the speed, code size,...
Prasad A. Kulkarni, Michael R. Jantz, David B. Wha...
LCTRTS
2007
Springer
14 years 3 months ago
Combining source-to-source transformations and processor instruction set extensions for the automated design-space exploration o
Industry’s demand for flexible embedded solutions providing high performance and short time-to-market has led to the development of configurable and extensible processors. The...
Richard Vincent Bennett, Alastair Colin Murray, Bj...
DATE
2003
IEEE
109views Hardware» more  DATE 2003»
14 years 2 months ago
Data Space Oriented Scheduling in Embedded Systems
With the widespread use of embedded devices such as PDAs, printers, game machines, cellular telephones, achieving high performance demands an optimized operating system (OS) that ...
Mahmut T. Kandemir, Guangyu Chen, Wei Zhang 0002, ...
ISSS
2000
IEEE
109views Hardware» more  ISSS 2000»
14 years 17 days ago
FDRA: A Software-Pipelining Algorithm for Embedded VLIW Processors
The paper presents a novel software-pipelining algorithm suitable for optimizing compilers targeting embedded VLIW processors. The proposed algorithm is different from previous ap...
Cagdas Akturan, Margarida F. Jacome
IASTEDSEA
2004
13 years 10 months ago
Java bytecode verification with dynamic structures
Java applets run on a Virtual Machine that checks code's integrity and correctness before execution using a module called Bytecode Verifier. Java Card technology allows Java ...
Cinzia Bernardeschi, Luca Martini, Paolo Masci