Sciweavers

241 search results - page 7 / 49
» Advanced Loop Optimizations for Parallel Computers
Sort
View
PDP
2006
IEEE
14 years 1 months ago
A Single-Loop Approach to SIMD Parallelization of 2-D Wavelet Lifting
Widespread use of wavelet transforms as in JPEG2000 demands efficient implementations on general purpose computers as well as dedicated hardware. The increasing availability of S...
Rade Kutil
MICRO
2005
IEEE
130views Hardware» more  MICRO 2005»
14 years 28 days ago
Exploiting Vector Parallelism in Software Pipelined Loops
An emerging trend in processor design is the addition of short vector instructions to general-purpose and embedded ISAs. Frequently, these extensions are employed using traditiona...
Samuel Larsen, Rodric M. Rabbah, Saman P. Amarasin...
EUROPAR
2001
Springer
13 years 12 months ago
Loop-Carried Code Placement
Abstract. Traditional code optimization techniques treat loops as nonpredictable structures and do not consider expressions containing array accesses for optimization. We show that...
Peter Faber, Martin Griebl, Christian Lengauer
ICS
2009
Tsinghua U.
14 years 2 months ago
Performance modeling and automatic ghost zone optimization for iterative stencil loops on GPUs
Iterative stencil loops (ISLs) are used in many applications and tiling is a well-known technique to localize their computation. When ISLs are tiled across a parallel architecture...
Jiayuan Meng, Kevin Skadron
HPDC
1995
IEEE
13 years 11 months ago
Loop Scheduling for Heterogeneity
In this paper, we study the problem of scheduling parallel loops at compile-time for a heterogeneous network of machines. We consider heterogeneity in three aspects of parallel pr...
Michal Cierniak, Wei Li, Mohammed Javeed Zaki