Sciweavers

366 search results - page 22 / 74
» Algorithmic Based Fault Tolerance Applied to High Performanc...
Sort
View
MICRO
2008
IEEE
159views Hardware» more  MICRO 2008»
14 years 3 months ago
A novel cache architecture with enhanced performance and security
—Caches ideally should have low miss rates and short access times, and should be power efficient at the same time. Such design goals are often contradictory in practice. Recent f...
Zhenghong Wang, Ruby B. Lee
PRDC
1999
IEEE
14 years 1 months ago
An Architecture-Based Software Reliability Model
In this paper we present an analytical model for estimating architecture-based software reliability, according to the reliability of each component, the operational profile, and t...
Wen-Li Wang, Ye Wu, Mei-Hwa Chen
HPDC
2009
IEEE
14 years 3 months ago
Interconnect agnostic checkpoint/restart in open MPI
Long running High Performance Computing (HPC) applications at scale must be able to tolerate inevitable faults if they are to harness current and future HPC systems. Message Passi...
Joshua Hursey, Timothy Mattox, Andrew Lumsdaine
ADHOCNOW
2007
Springer
14 years 3 months ago
Dependable and Secure Distributed Storage System for Ad Hoc Networks
The increased use of ubiquitous computing devices is resulting in networks that are highly mobile, well connected and growing in processing and storage capabilities. The nature of ...
Rudi Ball, James Grant, Jonathan So, Victoria Spur...
MOBIHOC
2003
ACM
14 years 2 months ago
PAN: providing reliable storage in mobile ad hoc networks with probabilistic quorum systems
Reliable storage of data with concurrent read/write accesses (or query/update) is an ever recurring issue in distributed settings. In mobile ad hoc networks, the problem becomes e...
Jun Luo, Jean-Pierre Hubaux, Patrick Th. Eugster