MICRO 2008 - PDF Preprint Papers

MICRO 2008 IEEE/ACM International Symposium on Microarchitecture

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed MICRO-2008 Paper

click to vote

MICRO
2008
IEEE

208views Hardware» more MICRO 2008»

Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology

14 years 7 months ago

Download www.ideal.ece.ufl.edu

— As semiconductor processing techniques continue to scale down, transient faults, also known as soft errors, are increasingly becoming a reliability threat to high-performance m...

Wangyuan Zhang, Tao Li

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	208	Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology	claim
2	194	Mini-rank: Adaptive DRAM architecture for improving memory power efficiency	claim
3	174	Cache bursts: A new approach for eliminating dead blocks and increasing cache efficiency	claim
4	162	MetaTM/TxLinux: Transactional Memory for an Operating System	claim
5	159	Copy or Discard execution model for speculative parallelization on multicores	claim
6	159	A novel cache architecture with enhanced performance and security	claim
7	153	CPR: Composable performance regression for scalable multiprocessor models	claim
8	149	Prefetch-Aware DRAM Controllers	claim
9	148	Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach	claim
10	146	A small cache of large ranges: Hardware methods for efficiently searching, storing, and updating big dataflow tags	claim
11	142	NBTI tolerant microarchitecture design in the presence of process variation	claim
12	139	Adaptive data compression for high-performance low-power on-chip networks	claim
13	138	Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs	claim
14	137	Tradeoffs in designing accelerator architectures for visual computing	claim
15	137	Verification of chip multiprocessor memory systems using a relaxed scoreboard	claim
16	136	Power to the people: Leveraging human physiological traits to control microprocessor frequency	claim
17	131	Token flow control	claim
18	126	Multicore Resource Management	claim
19	124	SHARK: Architectural support for autonomic protection against stealth by rootkit exploits	claim
20	124	Token tenure: PATCHing token counting using directory-based cache coherence	claim
21	121	Temporal instruction fetch streaming	claim
22	119	The StageNet fabric for constructing resilient multicore systems	claim
23	118	Notary: Hardware techniques to enhance signatures	claim
24	117	FTC Sues N-Data for Violating Standards Commitment to IEEE	claim
25	116	Power reduction of CMP communication networks via RF-interconnects	claim
26	114	Toward a multicore architecture for real-time ray-tracing	claim
27	113	From SODA to scotch: The evolution of a wireless baseband processor	claim
28	111	Reducing the harmful effects of last-level cache polluters with an OS-level, software-only pollute buffer	claim
29	109	Dependence-aware transactional memory for increased concurrency	claim
30	107	A distributed processor state management architecture for large-window processors	claim
31	106	EVAL: Utilizing processors with variation-induced timing errors	claim
32	106	AAI Asks FTC to Investigate RAND Issues Concerning Digital TV Standard	claim
33	103	Testudo: Heavyweight security analysis via statistical sampling	claim
34	103	The Long Arc Behind Bill Gates' Wealth	claim
35	100	Microarchitecture in the system-level integration era	claim
36	95	Changes Ahead	claim
37	94	Micro News	claim
38	93	What Kinds of Computer-Software-Related Advances (if Any) Are Eligible for Patents? Part II: The "Useful Arts" Requirement	claim
39	92	Online design bug detection: RTL analysis, flexible mechanisms, and evaluation	claim
40	88	Facelift: Hiding and slowing down aging in multicores	claim
41	85	An Update on "Exhaustion" - Supreme Court Decides Quanta Case	claim
42	84	A performance-correctness explicitly-decoupled architecture	claim
43	83	Evaluating the effects of cache redundancy on profit	claim
44	83	Virtual Hierarchies	claim
45	79	Strategies for mapping dataflow blocks to distributed hardware	claim
46	79	What Kinds of Computer-Software-Related Advances (if Any) Are Eligible for Patents? Part I	claim
47	72	Low-power, high-performance analog neural branch prediction	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers