Sciweavers

701 search results - page 54 / 141
» Aligning traces for performance evaluation
Sort
View
SAMOS
2007
Springer
15 years 9 months ago
A Simulation-Based Methodology for Evaluating the DPA-Resistance of Cryptographic Functional Units with Application to CMOS and
Abstract— This paper explores the resistance of MOS Current Mode Logic (MCML) against Differential Power Analysis (DPA) attacks. Circuits implemented in MCML, in fact, have uniqu...
Francesco Regazzoni, Stéphane Badel, Thomas...
ICMCS
2006
IEEE
132views Multimedia» more  ICMCS 2006»
15 years 9 months ago
Analysis and Evaluation of the Skype and Google-Talk Voip Systems
In this paper, we study Skype and Google Talk, two widely used VoIP systems, and compare their perceptual speech quality with that of our proposed system using UDP packet traces c...
Batu Sat, Benjamin W. Wah
IPCCC
1999
IEEE
15 years 8 months ago
Accurately modeling speculative instruction fetching in trace-driven simulation
Performance evaluation of modern, highly speculative, out-of-order microprocessors and the corresponding production of detailed, valid, accurate results have become serious challe...
R. Bhargava, L. K. John, F. Matus
ASAP
2006
IEEE
131views Hardware» more  ASAP 2006»
15 years 7 months ago
A Generic Multi-Phase On-Chip Traffic Generation Environment
We present hereafter a framework for on-chip traffic generation and networks-on-chip performance evaluation. This framework is based on a traffic generator that has three importan...
Antoine Scherrer, Antoine Fraboulet, Tanguy Risset
SIGMETRICS
2005
ACM
110views Hardware» more  SIGMETRICS 2005»
15 years 9 months ago
Empirical evaluation of multi-level buffer cache collaboration for storage systems
To bridge the increasing processor-disk performance gap, buffer caches are used in both storage clients (e.g. database systems) and storage servers to reduce the number of slow di...
Zhifeng Chen, Yan Zhang, Yuanyuan Zhou, Heidi Scot...