339 search results - page 46 / 68 » An ADC-BiST scheme using sequential code analysis |
135
click to vote
USENIX
2007
15 years 5 months ago
2007
Current disk prefetch policies in major operating systems track access patterns at the level of the file abstraction. While this is useful for exploiting application-level access...
139
Voted
FMCAD
2004
Springer
15 years 6 months ago
2004
Springer
This work presents a memory-efficient All-SAT engine which, given a propositional formula over sets of important and non-important variables, returns the set of all the assignments...
125
Voted
ICS
1999
Tsinghua U.
15 years 6 months ago
1999
Tsinghua U.
Hydra is a chip multiprocessor (CMP) with integrated support for thread-level speculation. Thread-level speculation provides a way to parallelize sequential programs without the n...
117
click to vote
ICCAD
2008
IEEE
15 years 11 months ago
2008
IEEE
— Leveraging the power of scratchpad memories (SPMs) available in most embedded systems today is crucial to extract maximum performance from application programs. While regular a...
144
Voted
ICMI
2010
Springer
15 years 17 days ago
2010
Springer
Social network analysis became a common technique used to model and quantify the properties of social interactions. In this paper, we propose an integrated framework to explore th...