Sciweavers

8329 search results - page 178 / 1666
» An ATM-based Distributed High Performance Computing System
Sort
View
ICS
2010
Tsinghua U.
15 years 7 months ago
Cache oblivious parallelograms in iterative stencil computations
We present a new cache oblivious scheme for iterative stencil computations that performs beyond system bandwidth limitations as though gigabytes of data could reside in an enormou...
Robert Strzodka, Mohammed Shaheen, Dawid Pajak, Ha...
93
Voted
IPPS
2000
IEEE
15 years 7 months ago
PDRS: A Performance Data Representation System
We present the design and development of a Performance Data Representation System (PDRS) for scalable parallel computing. PDRS provides decision support that helps users find the r...
Xian-He Sun, Xingfu Wu
126
Voted
IEEEPACT
1999
IEEE
15 years 6 months ago
Cameron: High level Language Compilation for Reconfigurable Systems
This paper presents the Cameron Project 1 , which aims to provide a high level, algorithmic language and optimizing compiler for the development of image processing applications o...
Jeffrey Hammes, Robert Rinker, A. P. Wim Böhm...
111
Voted
ICCAD
2004
IEEE
145views Hardware» more  ICCAD 2004»
15 years 11 months ago
Asymptotic probability extraction for non-normal distributions of circuit performance
While process variations are becoming more significant with each new IC technology generation, they are often modeled via linear regression models so that the resulting performanc...
Xin Li, Jiayong Le, Padmini Gopalakrishnan, Lawren...
ICS
2001
Tsinghua U.
15 years 7 months ago
Cache performance for multimedia applications
The caching behavior of multimedia applications has been described as having high instruction reference locality within small loops, very large working sets, and poor data cache p...
Nathan T. Slingerland, Alan Jay Smith