Sciweavers

304 search results - page 32 / 61
» An Access Timing Measurement Unit of Embedded Memory
Sort
View
136
Voted
RTSS
2003
IEEE
15 years 9 months ago
Experimental Evaluation of Code Properties for WCET Analysis
This paper presents a quantification of the timing effects that advanced processor features like data and instruction cache, pipelines, branch prediction units and out-oforder ex...
Antoine Colin, Stefan M. Petters
113
Voted
COMPUTER
1998
119views more  COMPUTER 1998»
15 years 3 months ago
Virtual Memory: Issues of Implementation
ion layer3,4 hides hardware particulars from the higher levels of software but can also compromise performance and compatibility; the higher levels of software often make unwitting...
Bruce L. Jacob, Trevor N. Mudge
120
Voted
PLDI
2010
ACM
15 years 8 months ago
A GPGPU compiler for memory optimization and parallelism management
This paper presents a novel optimizing compiler for general purpose computation on graphics processing units (GPGPU). It addresses two major challenges of developing high performa...
Yi Yang, Ping Xiang, Jingfei Kong, Huiyang Zhou
106
Voted
IPPS
2003
IEEE
15 years 9 months ago
Performance Prediction of Paging Workloads Using Lightweight Tracing
A trace of a workload’s system calls can be obtained with minimal interference, and can be used to drive repeatable experiments to evaluate system configuration alternatives. R...
Ariel N. Burton, Paul H. J. Kelly
93
Voted
ISCA
1999
IEEE
90views Hardware» more  ISCA 1999»
15 years 8 months ago
Correlated Load-Address Predictors
As microprocessors become faster, the relative performance cost of memory accesses increases. Bigger and faster caches significantly reduce the absolute load-to-use time delay. Ho...
Michael Bekerman, Stéphan Jourdan, Ronny Ro...