Sciweavers

304 search results - page 45 / 61
» An Access Timing Measurement Unit of Embedded Memory
Sort
View
120
Voted
ICIP
2005
IEEE
16 years 5 months ago
Spacetime-continuous geometry meshes from multi-view video sequences
We reconstruct geometry for a time-varying scene given by a number of video sequences. The dynamic geometry is represented by a 3D hypersurface embedded in space-time. The interse...
Bastian Goldlücke, Marcus A. Magnor
170
Voted
CSREAESA
2003
15 years 5 months ago
Static Pattern Predictor (SPP) Based Low Power Instruction Cache Design
Energy dissipation in cache memories is becoming a major design issue in embedded microprocessors. Predictive filter cache based instruction cache hierarchy is effective in reduci...
Kugan Vivekanandarajah, Thambipillai Srikanthan, C...
IPPS
2002
IEEE
15 years 8 months ago
Characterizing NAS Benchmark Performance on Shared Heterogeneous Networks
The goal of this research is to develop performance profiles of parallel and distributed applications in order to predict their execution time under different network conditions....
Jaspal Subhlok, Shreenivasa Venkataramaiah, Amitoj...
118
Voted
CHES
2008
Springer
132views Cryptology» more  CHES 2008»
15 years 5 months ago
Light-Weight Instruction Set Extensions for Bit-Sliced Cryptography
Bit-slicing is a non-conventional implementation technique for cryptographic software where an n-bit processor is considered as a collection of n 1-bit execution units operating in...
Philipp Grabher, Johann Großschädl, Dan...
RTAS
2005
IEEE
15 years 9 months ago
Bounding Worst-Case Data Cache Behavior by Analytically Deriving Cache Reference Patterns
While caches have become invaluable for higher-end architectures due to their ability to hide, in part, the gap between processor speed and memory access times, caches (and partic...
Harini Ramaprasad, Frank Mueller