Sciweavers

304 search results - page 50 / 61
» An Access Timing Measurement Unit of Embedded Memory
Sort
View
129
Voted
FPL
2009
Springer
145views Hardware» more  FPL 2009»
15 years 8 months ago
Run-time Partial Reconfiguration speed investigation and architectural design space exploration
Run-time Partial Reconfiguration (PR) speed is significant in applications especially when fast IP core switching is required. In this paper, we propose to use Direct Memory Acce...
Ming Liu, Wolfgang Kuehn, Zhonghai Lu, Axel Jantsc...
116
Voted
DAMON
2007
Springer
15 years 9 months ago
In-memory grid files on graphics processors
Recently, graphics processing units, or GPUs, have become a viable alternative as commodity, parallel hardware for generalpurpose computing, due to their massive data-parallelism,...
Ke Yang, Bingsheng He, Rui Fang, Mian Lu, Naga K. ...
140
Voted
IEEECIT
2010
IEEE
15 years 1 months ago
Efficiently Using a CUDA-enabled GPU as Shared Resource
GPGPU is getting more and more important, but when using CUDA-enabled GPUs the special characteristics of NVIDIAs SIMT architecture have to be considered. Particularly, it is not ...
Hagen Peters, Martin Koper, Norbert Luttenberger
SIGMOD
1994
ACM
175views Database» more  SIGMOD 1994»
15 years 7 months ago
Sleepers and Workaholics: Caching Strategies in Mobile Environments
In the mobile wireless computing environment of the future, a large number of users, equipped with low-powered palmtop machines, will query databases over wireless communication ch...
Daniel Barbará, Tomasz Imielinski
123
Voted
MICRO
1998
IEEE
89views Hardware» more  MICRO 1998»
15 years 7 months ago
Load Latency Tolerance in Dynamically Scheduled Processors
This paper provides quantitative measurements of load latency tolerance in a dynamically scheduled processor. To determine the latency tolerance of each memory load operation, our...
Srikanth T. Srinivasan, Alvin R. Lebeck