Sciweavers

239 search results - page 24 / 48
» An Architecture for Kernel-Level Verification of Executables...
Sort
View
ISCA
2010
IEEE
247views Hardware» more  ISCA 2010»
14 years 1 days ago
An integrated GPU power and performance model
GPU architectures are increasingly important in the multi-core era due to their high number of parallel processors. Performance optimization for multi-core processors has been a c...
Sunpyo Hong, Hyesoon Kim
RTCSA
2005
IEEE
14 years 2 months ago
Citron: A Context Information Acquisition Framework for Personal Devices
This paper describes a context information acquisition framework for a personal device that equips a variety of sensors. The framework captures context information about a user an...
Tetsuo Yamabe, Ayako Takagi, Tatsuo Nakajima
CEC
2009
IEEE
14 years 3 months ago
GPU-based parallel particle swarm optimization
— A novel parallel approach to run standard particle swarm optimization (SPSO) on Graphic Processing Unit (GPU) is presented in this paper. By using the general-purpose computing...
You Zhou, Ying Tan
ISPASS
2010
IEEE
14 years 3 months ago
Visualizing complex dynamics in many-core accelerator architectures
—While many-core accelerator architectures, such as today’s Graphics Processing Units (GPUs), offer orders of magnitude more raw computing power than contemporary CPUs, their m...
Aaron Ariel, Wilson W. L. Fung, Andrew E. Turner, ...
WSC
2004
13 years 10 months ago
Implementing the High Level Architecture in the Virtual Test Bed
The Virtual Test Bed (VTB) is a prototype of a virtual engineering environment to study operations of current and future space vehicles, spaceports, and ranges. The HighLevel Arch...
José A. Sepúlveda, Luis C. Rabelo, J...