Sciweavers

1269 search results - page 97 / 254
» An Architecture for Parallel Topic Models
Sort
View
HICSS
1995
IEEE
109views Biometrics» more  HICSS 1995»
15 years 8 months ago
The architecture of an optimistic CPU: the WarpEngine
The architecture for a shared memory CPU is described. The CPU allows for parallelism down to the level of single instructions and is tolerant of memory latency. All executable in...
John G. Cleary, Murray Pearson, Husam Kinawi
SAFECOMP
2010
Springer
15 years 2 months ago
Reliability Analysis of Safety-Related Communication Architectures
Abstract. In this paper we describe a novel concept for reliability analysis of communication architectures in safety-critical systems. This concept has been motivated by applicati...
Oliver Schulz, Jan Peleska
HPCA
2003
IEEE
16 years 4 months ago
Active I/O Switches in System Area Networks
We present an active switch architecture to improve the performance of systems connected via system area networks. Our programmable active switches not only flexibly route packets...
Ming Hao, Mark Heinrich
MIDDLEWARE
2004
Springer
15 years 10 months ago
Platform Independent Model Transformation Based on Triple
Reuse is an important topic in software engineering as it promises advantages like faster time-to-market and cost reduction. Reuse s on an abstract level is more beneficial than o...
Andreas Billig, Susanne Busse, Andreas Leicher, J&...
CVPR
2007
IEEE
16 years 6 months ago
Precise Registration of 3D Models To Images by Swarming Particles
The precise alignment of a 3D model to 2D sensor images to recover the pose of an object in a scene is an important topic in computer vision. In this work, we outline a registrati...
Joerg Liebelt, Klaus Schertler