Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
46
search results - page 10 / 10
»
An Efficient Selection Strategy for Digital Circuit Evolutio...
Sort
relevance
views
votes
recent
update
View
thumb
title
34
click to vote
MICRO
2002
IEEE
117
views
Hardware
»
more
MICRO 2002
»
Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction
13 years 9 months ago
Download
infocenter.arm.com
On-chip caches represent a sizeable fraction of the total power consumption of microprocessors. Although large caches can significantly improve performance, they have the potentia...
Nam Sung Kim, Krisztián Flautner, David Bla...
claim paper
Read More »
« Prev
« First
page 10 / 10
Last »
Next »