Sciweavers

1079 search results - page 107 / 216
» An Implementation of an Address Generator Using Hash Memorie...
Sort
View
SIGSOFT
2003
ACM
14 years 10 months ago
Protecting C programs from attacks via invalid pointer dereferences
Writes via unchecked pointer dereferences rank high among vulnerabilities most often exploited by malicious code. The most common attacks use an unchecked string copy to cause a b...
Suan Hsi Yong, Susan Horwitz
PPOPP
1999
ACM
14 years 1 months ago
Automatic Parallelization of Divide and Conquer Algorithms
Divide and conquer algorithms are a good match for modern parallel machines: they tend to have large amounts of inherent parallelism and they work well with caches and deep memory...
Radu Rugina, Martin C. Rinard
IEEEPACT
2006
IEEE
14 years 3 months ago
Branch predictor guided instruction decoding
Fast instruction decoding is a challenge for the design of CISC microprocessors. A well-known solution to overcome this problem is using a trace cache. It stores and fetches alrea...
Oliverio J. Santana, Ayose Falcón, Alex Ram...
PVLDB
2010
112views more  PVLDB 2010»
13 years 7 months ago
Two-way Replacement Selection
The performance of external sorting using merge sort is highly dependent on the length of the runs generated. One of the most commonly used run generation strategies is Replacemen...
Xavier Martinez-Palau, David Dominguez-Sal, Josep-...
PTS
2010
132views Hardware» more  PTS 2010»
13 years 7 months ago
Increasing Functional Coverage by Inductive Testing: A Case Study
This paper addresses the challenge of generating test sets that achieve functional coverage, in the absence of a complete specification. The inductive testing technique works by p...
Neil Walkinshaw, Kirill Bogdanov, John Derrick, Ja...