Sciweavers

1079 search results - page 35 / 216
» An Implementation of an Address Generator Using Hash Memorie...
Sort
View
HPCA
2002
IEEE
14 years 9 months ago
CableS: Thread Control and Memory Management Extensions for Shared Virtual Memory Clusters
Clusters of high-end workstations and PCs are currently used in many application domains to perform large-scale computations or as scalable servers for I/O bound tasks. Although c...
Peter Jamieson, Angelos Bilas
PEPM
1999
ACM
14 years 1 months ago
Certifying Compilation and Run-Time Code Generation
A certifying compiler takes a source language program and produces object code, as well as a certi cate" that can be used to verify that the object code satis es desirable pr...
Luke Hornof, Trevor Jim
SIGMOD
2008
ACM
140views Database» more  SIGMOD 2008»
14 years 9 months ago
Relational joins on graphics processors
We present a novel design and implementation of relational join algorithms for new-generation graphics processing units (GPUs). The most recent GPU features include support for wr...
Bingsheng He, Ke Yang, Rui Fang, Mian Lu, Naga K. ...
AIED
2005
Springer
14 years 2 months ago
Generating Structured Explanations of System Behaviour Using Qualitative Simulations
This paper presents an approach to generate structured explanations of system behaviour based on qualitative simulations. This has been implemented in WiziGarp, a domain-independen...
Anders Bouwer, Bert Bredeweg
FPGA
2007
ACM
150views FPGA» more  FPGA 2007»
14 years 3 months ago
FPGA-friendly code compression for horizontal microcoded custom IPs
Shrinking time-to-market and high demand for productivity has driven traditional hardware designers to use design methodologies that start from high-level languages. However, meet...
Bita Gorjiara, Daniel Gajski