Sciweavers

724 search results - page 134 / 145
» An Improved Scheduling Technique for Time-Triggered Embedded...
Sort
View
RTAS
2005
IEEE
14 years 1 months ago
Out-of-Norm Assertions
Abstract— The increasing use of electronics in transport systems, such as the automotive and avionic domain, has lead to dramatic improvements with respect to functionality, safe...
Philipp Peti, Roman Obermaisser, Hermann Kopetz
ISLPED
2003
ACM
115views Hardware» more  ISLPED 2003»
14 years 24 days ago
Reducing energy and delay using efficient victim caches
In this paper, we investigate methods for improving the hit rates in the first level of memory hierarchy. Particularly, we propose victim cache structures to reduce the number of ...
Gokhan Memik, Glenn Reinman, William H. Mangione-S...
DSN
2007
IEEE
14 years 1 months ago
Using Process-Level Redundancy to Exploit Multiple Cores for Transient Fault Tolerance
Transient faults are emerging as a critical concern in the reliability of general-purpose microprocessors. As architectural trends point towards multi-threaded multi-core designs,...
Alex Shye, Tipp Moseley, Vijay Janapa Reddi, Josep...
INFOCOM
2007
IEEE
14 years 1 months ago
Realistic Sensing Area Modeling
—Despite the well-known fact that sensing patterns in reality are highly irregular, researchers continue to develop protocols with simplifying assumptions about the sensing. For ...
Joengmin Hwang, Yu Gu, Tian He, Yongdae Kim
HOTI
2005
IEEE
14 years 1 months ago
Addressing Queuing Bottlenecks at High Speeds
Modern routers and switch fabrics can have hundreds of input and output ports running at up to 10 Gb/s; 40 Gb/s systems are starting to appear. At these rates, the performance of ...
Sailesh Kumar, Jonathan S. Turner, Patrick Crowley