Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
1
search results - page 1 / 1
»
An implementation of an asychronous FPGA based on LEDR four-...
Sort
relevance
views
votes
recent
update
View
thumb
title
34
click to vote
ASPDAC
2011
ACM
215
views
Hardware
»
more
ASPDAC 2011
»
An implementation of an asychronous FPGA based on LEDR/four-phase-dual-rail hybrid architecture
13 years 3 days ago
Download
www.kameyama.ecei.tohoku.ac.jp
—This paper presents an asynchronous FPGA that combines four-phase dual-rail encoding and LEDR (Level-Encoded Dual-Rail) encoding. Four-phase dual-rail encoding is used for small...
Yoshiya Komatsu, Shota Ishihara, Masanori Hariyama...
claim paper
Read More »
« Prev
« First
page 1 / 1
Last »
Next »