Sciweavers

423 search results - page 44 / 85
» An integrated model for logistics network design
Sort
View
SLIP
2009
ACM
14 years 3 months ago
Prediction of high-performance on-chip global interconnection
Different interconnection structures have been proposed to solve the performance limitation caused by scaling of on-chip global wires. In this paper, we give an overview of curre...
Yulei Zhang, Xiang Hu, Alina Deutsch, A. Ege Engin...
MSWIM
2005
ACM
14 years 2 months ago
Application of synchronous dynamic encryption system in mobile wireless domains
Motivated by the tradeoff between security and efficiency performance parameters that has been imposed on all modern wireless security protocols, we designed a novel security syst...
Hamdy S. Soliman, Mohammed Omari
CASES
2004
ACM
14 years 2 months ago
High-level power analysis for on-chip networks
As on-chip networks become prevalent in multiprocessor systemson-a-chip and multi-core processors, they will be an integral part of the design flow of such systems. With power in...
Noel Eisley, Li-Shiuan Peh
JOCN
2010
97views more  JOCN 2010»
13 years 7 months ago
Audiovisual Matching in Speech and Nonspeech Sounds: A Neurodynamical Model
■ Audiovisual speech perception provides an opportunity to investigate the mechanisms underlying multimodal processing. By using nonspeech stimuli, it is possible to investigate...
Marco Loh, Gabriele Schmid, Gustavo Deco, Wolfram ...
SBCCI
2005
ACM
114views VLSI» more  SBCCI 2005»
14 years 2 months ago
Traffic generation and performance evaluation for mesh-based NoCs
The designer of a system on a chip (SoC) that connects IP cores through a network on chip (NoC) needs methods to support application performance evaluation. Two key aspects these ...
Leonel Tedesco, Aline Mello, Diego Garibotti, Ney ...