CASES 2004 - PDF Preprint Papers

CASES 2004 International Conference on Compilers

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed CASES-2004 Paper

click to vote

CASES
2004
ACM

214views System Software» more CASES 2004»

Memory overflow protection for embedded systems using run-time checks, reuse and compression

14 years 5 months ago

Download www.lib.umd.edu

Title of thesis: MEMORY OVERFLOW PROTECTION FOR EMBEDDED SYSTEMS USING RUN-TIME CHECKS, REUSE AND COMPRESSION Surupa Biswas, Master of Science, 2004 Thesis directed by: Assistant ...

Surupa Biswas, Matthew Simpson, Rajeev Barua

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	214	Memory overflow protection for embedded systems using run-time checks, reuse and compression	claim
2	183	Energy-efficient dual-voltage soft real-time system with (m, k)-firm deadline guarantee	claim
3	167	Analytical computation of Ehrhart polynomials: enabling more compiler analyses and optimizations	claim
4	161	Reducing energy consumption of queries in memory-resident database systems	claim
5	154	High-level power analysis for on-chip networks	claim
6	147	A low power architecture for embedded perception	claim
7	143	Safely exploiting multithreaded processors to tolerate memory latency in real-time systems	claim
8	137	Hardware assisted control flow obfuscation for embedded processors	claim
9	127	A post-compiler approach to scratchpad mapping of code	claim
10	127	LNS architectures for embedded model predictive control processors	claim
11	120	Procedure placement using temporal-ordering information: dealing with code size expansion	claim
12	120	Scalable custom instructions identification for instruction-set extensible processors	claim
13	119	A hamming distance based VLIW/EPIC code compression technique	claim
14	118	Balancing design options with Sherpa	claim
15	117	Automatic data partitioning for the agere payload plus network processor	claim
16	115	Causality analysis of synchronous programs with delayed actions	claim
17	113	Reducing both dynamic and leakage energy consumption for hard real-time systems	claim
18	112	Providing time- and space- efficient procedure calls for asynchronous software thread integration	claim
19	107	General loop fusion technique for nested loops considering timing and code size	claim
20	94	Disk drive energy optimization for audio-video applications	claim
21	89	Modular design through component abstraction	claim
22	87	Translating affine nested-loop programs to process networks	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers