Sciweavers

4690 search results - page 937 / 938
» An operational semantics for Scheme
Sort
View
DSN
2011
IEEE
12 years 7 months ago
LLS: Cooperative integration of wear-leveling and salvaging for PCM main memory
Phase change memory (PCM) has emerged as a promising technology for main memory due to many advan­ tages, such as better scalability, non-volatility and fast read access. However,...
Lei Jiang, Yu Du, Youtao Zhang, Bruce R. Childers,...
ASPLOS
2012
ACM
12 years 3 months ago
DreamWeaver: architectural support for deep sleep
Numerous data center services exhibit low average utilization leading to poor energy efficiency. Although CPU voltage and frequency scaling historically has been an effective mea...
David Meisner, Thomas F. Wenisch
CVPR
2012
IEEE
12 years 1 months ago
Foreground Detection Using Spatiotemporal Projection Kernels
Foreground detection is at the core of many video processing tasks. In this paper, we propose a novel video foreground detection method that exploits the statistics of 3D space-tim...
Y. Moshe, H. Hel-Or, and Y. Hel-Or
ISCA
2012
IEEE
281views Hardware» more  ISCA 2012»
11 years 10 months ago
LOT-ECC: Localized and tiered reliability mechanisms for commodity memory systems
Memory system reliability is a serious and growing concern in modern servers. Existing chipkill-level memory protection mechanisms suffer from several drawbacks. They activate a l...
Aniruddha N. Udipi, Naveen Muralimanohar, Rajeev B...
DAC
2012
ACM
11 years 10 months ago
Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs
Spin-Transfer Torque RAM (STT-RAM) is an emerging non-volatile memory (NVM) technology that has the potential to replace the conventional on-chip SRAM caches for designing a more ...
Adwait Jog, Asit K. Mishra, Cong Xu, Yuan Xie, Vij...