Sciweavers

784 search results - page 149 / 157
» An underlying model for defeat mechanisms
Sort
View
JSSPP
2004
Springer
14 years 21 days ago
Performance Implications of Failures in Large-Scale Cluster Scheduling
As we continue to evolve into large-scale parallel systems, many of them employing hundreds of computing engines to take on mission-critical roles, it is crucial to design those s...
Yanyong Zhang, Mark S. Squillante, Anand Sivasubra...
MICRO
2003
IEEE
166views Hardware» more  MICRO 2003»
14 years 18 days ago
Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation
With increasing clock frequencies and silicon integration, power aware computing has become a critical concern in the design of embedded processors and systems-on-chip. One of the...
Dan Ernst, Nam Sung Kim, Shidhartha Das, Sanjay Pa...
NCA
2003
IEEE
14 years 18 days ago
Web Proxy Cache Replacement: Do's, Don'ts, and Expectations
Numerous research efforts have produced a large number of algorithms and mechanisms for web proxy caches. In order to build powerful web proxies and understand their performance, ...
Peter Triantafillou, Ioannis Aekaterinidis
RTSS
2003
IEEE
14 years 18 days ago
Data Caches in Multitasking Hard Real-Time Systems
Data caches are essential in modern processors, bridging the widening gap between main memory and processor speeds. However, they yield very complex performance models, which make...
Xavier Vera, Björn Lisper, Jingling Xue
SIGCOMM
2003
ACM
14 years 17 days ago
A framework for classifying denial of service attacks
Launching a denial of service (DoS) attack is trivial, but detection and response is a painfully slow and often a manual process. Automatic classification of attacks as single- o...
Alefiya Hussain, John S. Heidemann, Christos Papad...