Sciweavers

118 search results - page 20 / 24
» Analysis and Minimization of Test Time in a Combined BIST an...
Sort
View
DATE
2010
IEEE
161views Hardware» more  DATE 2010»
13 years 11 months ago
Aging-resilient design of pipelined architectures using novel detection and correction circuits
—Time-dependent performance degradation due to transistor aging caused by mechanisms such as Negative Bias Temperature Instability (NBTI) and Hot Carrier Injection (HCI) is one o...
Hamed F. Dadgour, Kaustav Banerjee
ICASSP
2008
IEEE
14 years 1 months ago
Hybrid feature selection for gesture recognition using support vector machines
This paper presents an approach for a multi-cue based two-dimensional gesture recognition that combines two different forms of cues, namely shape cues and motion cues, in a suppor...
Yu Yuan, Kenneth Barner
IBPRIA
2007
Springer
14 years 26 days ago
A Tabular Pruning Rule in Tree-Based Fast Nearest Neighbor Search Algorithms
Some fast nearest neighbor search (NNS) algorithms using metric properties have appeared in the last years for reducing computational cost. Depending on the structure used to store...
José Oncina, Franck Thollard, Eva Gó...
DAC
2005
ACM
14 years 7 months ago
Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC
As feature sizes shrink, transient failures of on-chip network links become a critical problem. At the same time, many applications require guarantees on both message arrival prob...
Sorin Manolache, Petru Eles, Zebo Peng
ICTAI
2006
IEEE
14 years 22 days ago
Learning to Predict Salient Regions from Disjoint and Skewed Training Sets
We present an ensemble learning approach that achieves accurate predictions from arbitrarily partitioned data. The partitions come from the distributed processing requirements of ...
Larry Shoemaker, Robert E. Banfield, Lawrence O. H...