Sciweavers

747 search results - page 62 / 150
» Analysis of communication delay bounds for network on chips
Sort
View
INFOCOM
1993
IEEE
14 years 1 months ago
An Analysis of the Congestion Effects of Link Failures in Wide Area Networks
Here we present the results of a study to determine the effects of link failures on network performance. The network studied is a virtual circuit based packet switched wide area n...
David Tipper, Joseph L. Hammond, S. Sharma, A. Khe...
ICS
2009
Tsinghua U.
14 years 1 months ago
A comprehensive power-performance model for NoCs with multi-flit channel buffers
Large Multi-Processor Systems-on-Chip use Networks-on-Chip with a high degree of reusability and scalability for message communication. Therefore, network infrastructure is a cruc...
Mohammad Arjomand, Hamid Sarbazi-Azad
GLOBECOM
2008
IEEE
14 years 3 months ago
Throughput Analysis of Wireless Relay Slotted ALOHA Systems with Network Coding
—This paper deals with a simple but essential two-hop wireless relay network employing network coding and a slotted ALOHA protocol. Network coding is a recent and highly regarded...
Daisuke Umehara, Tomoya Hirano, Satoshi Denno, Mas...
GLOBECOM
2006
IEEE
14 years 3 months ago
Wormhole Attack in Wireless Ad Hoc Networks: Analysis and Countermeasure
— The wormhole attack is one of the most severe security attacks in wireless ad hoc networks. In this paper, we analyze the effect of the wormhole attack in shortest path routing...
Majid Khabbazian, Hugues Mercier, Vijay K. Bhargav...
INFOCOM
2003
IEEE
14 years 2 months ago
Optimizing Route-Cache Lifetime in Ad Hoc Networks
—On-demand routing reduces the control overhead in mobile ad hoc networks, but it has the major drawback of introducing latency between route-request arrival and the determinatio...
Ben Liang, Zygmunt J. Haas