Sciweavers

3256 search results - page 112 / 652
» Applications of Formal Methods to System Design and Verifica...
Sort
View
DATE
2009
IEEE
107views Hardware» more  DATE 2009»
15 years 11 months ago
Learning early-stage platform dimensioning from late-stage timing verification
— Today's innovations in the automotive sector are, to a great extent, based on electronics. The increasing integration complexity and stringent cost reduction goals turn E/...
Kai Richter, Marek Jersak, Rolf Ernst
SIGSOFT
2009
ACM
16 years 5 months ago
Probabilistic environments in the quantitative analysis of (non-probabilistic) behaviour models
System specifications have long been expressed through automata-based languages, enabling verification techniques such as model checking. These verification techniques can assess ...
Esteban Pavese, Sebastián Uchitel, Ví...
FM
2009
Springer
171views Formal Methods» more  FM 2009»
15 years 11 months ago
Formal Management of CAD/CAM Processes
Abstract. Systematic engineering design processes have many aspects in common with software engineering, with CAD/CAM objects replacing program code as the implementation stage of ...
Michael Kohlhase, Johannes Lemburg, Lutz Schrö...
ACSC
2004
IEEE
15 years 8 months ago
Java Implementation Verification Using Reverse Engineering
An approach to system verification is described in which design artefacts produced during forward engineering are automatically compared to corresponding artefacts produced during...
David J. A. Cooper, Benjamin Khoo, Brian R. von Ko...
KER
2006
158views more  KER 2006»
15 years 4 months ago
Formal systems for persuasion dialogue
This article reviews formal systems that regulate persuasion dialogues. In such dialogues two or more participants aim to resolve a difference of opinion, each trying to persuade ...
Henry Prakken