3256 search results - page 152 / 652 » Applications of Formal Methods to System Design and Verifica... |
121
click to vote
DAC
2009
ACM
16 years 5 months ago
2009
ACM
Don't-care conditions provide additional flexibility in logic synthesis and optimization. However, most work only focuses on the gate level because it is difficult to handle ...
135
click to vote
IFM
2000
Springer
15 years 8 months ago
2000
Springer
This paper presents a formal language for the design of component-based enterprise system. The language (StAC) allows the usual parallel and sequential behaviours, but most signifi...
142
click to vote
FORMATS
2006
Springer
15 years 8 months ago
2006
Springer
Timed and weak timed simulation relations are often used to show that operations on hybrid systems result in equivalent behavior or in conservative overapproximations. Given that s...
152
click to vote
ECAI
2008
Springer
15 years 6 months ago
2008
Springer
Abstract. This paper shows that we can take advantage of information about the probabilities of the occurrences of events, when this information is available, to refine the classic...
160
click to vote
C3S2E
2010
ACM
15 years 5 months ago
2010
ACM
Propositional satisfiability solving, or SAT, is an important reasoning task arising in numerous applications, such as circuit design, formal verification, planning, scheduling or...