3256 search results - page 15 / 652 » Applications of Formal Methods to System Design and Verifica... |
CAV
2004
Springer
14 years 24 days ago
2004
Springer
ACSW
2006
13 years 8 months ago
2006
Formal specification and verification of protocols have been credited for uncovering protocol flaws; revealing inadequacies in protocol design of the Initial Stage and Negotiation...
LARCH
1992
13 years 11 months ago
1992
ICCS
2007
Springer
13 years 11 months ago
2007
Springer
In this paper, we show how symbolic algebra in Mathematica can be used to formally verify analog and mixed signal designs. The verification methodology is based on combining induct...
ISCAS
2003
IEEE
14 years 20 days ago
2003
IEEE
To handle today’s complexity, modern circuits and systems be specified at a high level of abstraction. Recently, SystemC has been proposed as a language that allows a fast on o...