Sciweavers

294 search results - page 24 / 59
» Architectural Exploration and Optimization of Local Memory i...
Sort
View
ICS
1999
Tsinghua U.
14 years 8 days ago
Nonlinear array layouts for hierarchical memory systems
Programming languages that provide multidimensional arrays and a flat linear model of memory must implement a mapping between these two domains to order array elements in memory....
Siddhartha Chatterjee, Vibhor V. Jain, Alvin R. Le...
DSN
2004
IEEE
13 years 11 months ago
An Architectural Framework for Providing Reliability and Security Support
This paper explores hardware-implemented error-detection and security mechanisms embedded as modules in a hardware-level framework called the Reliability and Security Engine (RSE)...
Nithin Nakka, Zbigniew Kalbarczyk, Ravishankar K. ...
FDL
2006
IEEE
14 years 2 months ago
Bridging the Gap Between SysML and Design Space Exploration
In the last few years the embedded systems design discipline required new design methodologies and new specification languages to support system engineers in developing heterogen...
Mauro Prevostini, Sivakumar Ganesan
CODES
2007
IEEE
14 years 2 months ago
A data protection unit for NoC-based architectures
Security is gaining increasing relevance in the development of embedded devices. Towards a secure system at each level of design, this paper addresses the security aspects related...
Leandro Fiorin, Gianluca Palermo, Slobodan Lukovic...
SIGGRAPH
1999
ACM
14 years 9 days ago
Optimization of Mesh Locality for Transparent Vertex Caching
Bus traffic between the graphics subsystem and memory can become a bottleneck when rendering geometrically complex meshes. In this paper, we investigate the use of vertex caching...
Hugues Hoppe