Sciweavers

2145 search results - page 104 / 429
» Architectural Specifications in CASL
Sort
View
APVIS
2001
13 years 11 months ago
View Coordination Architecture for Information Visualisation
A view is a particular visual representation of a data set. Complex data sets typically require multiple views, each revealing a different aspect of the data. Coordinating the beh...
Tim Pattison, Matthew Phillips
ICSE
2004
IEEE-ACM
14 years 9 months ago
Extending the Representational State Transfer (REST) Architectural Style for Decentralized Systems
Because it takes time and trust to establish agreement, traditional consensus-based architectural styles cannot safely accommodate resources that change faster than it takes to tr...
Rohit Khare, Richard N. Taylor
FGCN
2008
IEEE
199views Communications» more  FGCN 2008»
14 years 4 months ago
A Context-Sensitive Rule-Based Architecture for a Smart Building Environment
In a smart building environment nomadic users can benefit from specialised contextsensitive services. These can increase productivity and offer an improved lifestyle for users. Th...
John Herbert, John O'Donoghue, Xiang Chen
DATE
2006
IEEE
100views Hardware» more  DATE 2006»
14 years 3 months ago
Simulation and analysis of network on chip architectures: ring, spidergon and 2D mesh
NoC architectures can be adopted to support general communications among multiple IPs over multi-processor Systems on Chip (SoCs). In this work we illustrate the modeling and simu...
Luciano Bononi, Nicola Concer
DSD
2003
IEEE
138views Hardware» more  DSD 2003»
14 years 3 months ago
A Two-step Genetic Algorithm for Mapping Task Graphs to a Network on Chip Architecture
Network on Chip (NoC) is a new paradigm for designing core based System on Chip which supports high degree of reusability and is scalable. In this paper we describe an efficient t...
Tang Lei, Shashi Kumar