Sciweavers

2145 search results - page 387 / 429
» Architectural Specifications in CASL
Sort
View
IWOMP
2007
Springer
15 years 11 months ago
Supporting OpenMP on Cell
The Cell processor is a heterogeneous multi-core processor with one Power Processing Engine (PPE) core and eight Synergistic Processing Engine (SPE) cores. Each SPE has a directly...
Kevin O'Brien, Kathryn M. O'Brien, Zehra Sura, Ton...
DAC
1999
ACM
15 years 10 months ago
Panel: What is the Proper System on Chip Design Methodology
ion model or flexible PCB solutions cannot offer a valid solution for the next millinium SoCs . James G. Dougherty, Integrated Systems Silicon LTD, Belfast, Northern Ireland ISS an...
Richard Goering, Pierre Bricaud, James G. Doughert...

Tutorial
2179views
17 years 5 months ago
Privacy in Location-Based Services: State-of-the-Art and Research Directions
The explosive growth of location-detection devices (e.g., GPS-like devices and handheld devices) along with wireless communications and mobile databases results in realizing locati...
Mohamed F. Mokbel
ICIP
2002
IEEE
16 years 7 months ago
An automatic scheme for stereoscopic video object-based watermarking using qualified significant wavelet trees
In this paper a fully automatic system for embedding visually recognizable watermark patterns to video objects is proposed. The architecture consists of 3 main modules. During the...
Nikolaos D. Doulamis, Anastasios D. Doulamis, Stef...
246
Voted
DAC
2009
ACM
16 years 6 months ago
Contract-based system-level composition of analog circuits
Efficient system-level design is increasingly relying on hierarchical design-space exploration, as well as compositional methods, to shorten time-to-market, leverage design re-use...
Xuening Sun, Pierluigi Nuzzo, Chang-Ching Wu, Albe...