Sciweavers

2145 search results - page 400 / 429
» Architectural Specifications in CASL
Sort
View
OOPSLA
2009
Springer
14 years 3 months ago
Enhancing source-level programming tools with an awareness of transparent program transformations
Programs written in managed languages are compiled to a platform-independent intermediate representation, such as Java bytecode. The relative high level of Java bytecode has engen...
Myoungkyu Song, Eli Tilevich
AH
2008
Springer
14 years 3 months ago
A Validation Framework for Formal Models in Adaptive Work-Integrated Learning
The focus of my thesis is on the development of a multi-method framework for the validation of formal models (domain model, user model, and teaching model) for adaptive work-integr...
Barbara Kump
DATE
2007
IEEE
107views Hardware» more  DATE 2007»
14 years 3 months ago
Routing table minimization for irregular mesh NoCs
The majority of current Network on Chip (NoC) architectures employ mesh topology and use simple static routing, to reduce power and area. However, regular mesh topology is unreali...
Evgeny Bolotin, Israel Cidon, Ran Ginosar, Avinoam...
DATE
2007
IEEE
130views Hardware» more  DATE 2007»
14 years 3 months ago
Development of on board, highly flexible, Galileo signal generator ASIC
Alcatel Alenia Space is deeply involved in the Galileo program at many stages. In particular, Alcatel Alenia Space has successfully designed and delivered the very first navigatio...
Louis Baguena, Emmanuel Liégeon, Alexandra ...
DSN
2007
IEEE
14 years 3 months ago
BlackJack: Hard Error Detection with Redundant Threads on SMT
Testing is a difficult process that becomes more difficult with scaling. With smaller and faster devices, tolerance for errors shrinks and devices may act correctly under certain ...
Ethan Schuchman, T. N. Vijaykumar