Sciweavers

1381 search results - page 62 / 277
» Architecture and Design of a High Performance SRAM for SOC D...
Sort
View
ICMCS
2007
IEEE
144views Multimedia» more  ICMCS 2007»
14 years 2 months ago
A Framework for Modular Signal Processing Systems with High-Performance Requirements
This paper introduces the software framework MMER Lab which allows an effective assembly of modular signal processing systems optimized for memory efficiency and performance. Our...
Lukas Diduch, Ronald Müller, Gerhard Rigoll
MICRO
2007
IEEE
135views Hardware» more  MICRO 2007»
14 years 2 months ago
Microarchitectural Design Space Exploration Using an Architecture-Centric Approach
The microarchitectural design space of a new processor is too large for an architect to evaluate in its entirety. Even with the use of statistical simulation, evaluation of a sing...
Christophe Dubach, Timothy M. Jones, Michael F. P....
MKWI
2008
160views Business» more  MKWI 2008»
13 years 9 months ago
Architectural Design of Flexible Process Management Technology
: To provide effective support, process-aware information systems (PAIS) must not freeze existing business processes. Instead they should enable authorized users to deviate on-the-...
Manfred Reichert, Peter Dadam, Martin Jurisch, Ulr...
RTAS
1997
IEEE
14 years 10 days ago
Scalable Hardware Priority Queue Architectures for High-Speed Packet Switches
ÐWith effective packet-scheduling mechanisms, modern integrated networks can support the diverse quality-of-service requirements of emerging applications. However, arbitrating bet...
Sung-Whan Moon, Kang G. Shin, Jennifer Rexford
GLOBECOM
2009
IEEE
14 years 2 hour ago
Energy-Efficient Multi-Pipeline Architecture for Terabit Packet Classification
Energy efficiency has become a critical concern in designing high speed packet classification engines for next generation routers. Although TCAM-based solutions can provide high th...
Weirong Jiang, Viktor K. Prasanna