Sciweavers

130 search results - page 19 / 26
» Architecture and Evaluation of an Asynchronous Array of Simp...
Sort
View
FPGA
2001
ACM
123views FPGA» more  FPGA 2001»
14 years 27 days ago
Matching and searching analysis for parallel hardware implementation on FPGAs
Matching and searching computations play an important role in the indexing of data. These computations are typically encoded in very tight loops with a single index variable and a...
Pablo Moisset, Pedro C. Diniz, Joonseok Park
GLOBECOM
2007
IEEE
14 years 2 months ago
Stability Emphasizing Cross-Layer Optimization of Transmit Power Allocation in Distributed Wireless Networks
Abstract— This paper theoretically analyzes cross-layer optimized design of transmit power allocation in distributed interference-limited wireless networks with asynchronously ac...
Stepán Kucera, Sonia Aïssa, Susumu Yos...
ISCA
1993
IEEE
153views Hardware» more  ISCA 1993»
14 years 16 days ago
An Adaptive Cache Coherence Protocol Optimized for Migratory Sharing
Parallel programs that use critical sections and are executed on a shared-memory multiprocessor with a writeinvalidate protocol result in invalidation actions that could be elimin...
Per Stenström, Mats Brorsson, Lars Sandberg
ICPP
1990
IEEE
14 years 13 days ago
Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes
As multiprocessors are scaled beyond single bus systems, there is renewed interest in directory-based cache coherence schemes. These schemes rely on a directory to keep track of a...
Anoop Gupta, Wolf-Dietrich Weber, Todd C. Mowry
DSN
2005
IEEE
14 years 2 months ago
Defeating Memory Corruption Attacks via Pointer Taintedness Detection
Most malicious attacks compromise system security through memory corruption exploits. Recently proposed techniques attempt to defeat these attacks by protecting program control da...
Shuo Chen, Jun Xu, Nithin Nakka, Zbigniew Kalbarcz...