Sciweavers

681 search results - page 67 / 137
» Architecture and Implementation of PIM m
Sort
View
EH
1999
IEEE
122views Hardware» more  EH 1999»
14 years 1 months ago
The MorphoSys Dynamically Reconfigurable System-on-Chip
MorphoSys is a system-on-chip which combines a RISC processor with an array of reconfigurable cells. The important features of MorphoSys are coarse-grain granularity, dynamic reco...
Guangming Lu, Hartej Singh, Ming-Hau Lee, Nader Ba...
EUROPAR
2008
Springer
13 years 10 months ago
Co-design of Distributed Systems Using Skeleton and Autonomic Management Abstractions
nomic Management Abstractions M. Aldinucci1 , M. Danelutto1 , and P. Kilpatrick2 1 Dept. Computer Science, Univ. of Pisa, Italy 2 Dept. Computer Science, Queen's Univ. of Belf...
Marco Aldinucci, Marco Danelutto, Peter Kilpatrick
HICSS
2006
IEEE
131views Biometrics» more  HICSS 2006»
14 years 2 months ago
Design and Characterization of a Hardware Encryption Management Unit for Secure Computing Platforms
— Software protection is increasingly necessary for uses in commercial systems, digital content distributors, and military systems. The Secure Software (SecSoft) architecture is ...
Anthony J. Mahar, Peter M. Athanas, Stephen D. Cra...
DATE
2009
IEEE
122views Hardware» more  DATE 2009»
14 years 3 months ago
MTJ-based nonvolatile logic-in-memory circuit, future prospects and issues
—Nonvolatile logic-in-memory architecture, where nonvolatile memory elements are distributed over a logic-circuit plane, is expected to realize both ultra-low-power and reduced i...
Shoun Matsunaga, Jun Hayakawa, Shoji Ikeda, Katsuy...
SIGMOD
2002
ACM
137views Database» more  SIGMOD 2002»
13 years 8 months ago
Partial results for online query processing
Traditional query processors generate full, accurate query results, either in batch or in pipelined fashion. We argue that this strict model is too rigid for exploratory queries o...
Vijayshankar Raman, Joseph M. Hellerstein