104 search results - page 10 / 21 » Architectures and Design Techniques for Energy Efficient Emb... |
154
click to vote
PDP
2010
IEEE
15 years 10 months ago
2010
IEEE
In the last years high performance processor designs have evolved toward Chip-Multiprocessor (CMP) architectures that implement multiple processing cores on a single die. As the nu...
148
click to vote
CASES
2001
ACM
15 years 9 months ago
2001
ACM
The general purpose processor has long been the focus of intense optimization efforts that have resulted in an impressive doubling of performance every 18 months. However, recent ...
163
click to vote
LCTRTS
2004
Springer
15 years 11 months ago
2004
Springer
This paper proposes energy efficient real-time multi-task scheduling (EDF and RM) algorithms by using buffers. The buffering technique overcomes a drawback of previous approaches ...
192
click to vote
IPPS
2008
IEEE
16 years 17 days ago
2008
IEEE
In this paper, we present the design and implementation of a distributed sensor network application for embedded, isolated-word, real-time speech recognition. In our system design...
154
click to vote
DAC
2007
ACM
16 years 7 months ago
2007
ACM
It is now common for multimedia applications to be partitioned and mapped onto multiple processing elements of a system-on-chip architecture. An important design constraint in suc...