Sciweavers

72 search results - page 5 / 15
» Assigning Blame: Mapping Performance to High Level Parallel ...
Sort
View
RSP
2005
IEEE
164views Control Systems» more  RSP 2005»
14 years 28 days ago
High Level Synthesis for Data-Driven Applications
Abstract— John von Neumann proposed his famous architecture in a context where hardware was very expensive and bulky. His goal was to maximize functionality with minimal hardware...
Etienne Bergeron, Xavier Saint-Mleux, Marc Feeley,...
APCSAC
2006
IEEE
14 years 1 months ago
A High Performance Simulator System for a Multiprocessor System Based on a Multi-way Cluster
In the ubiquitous era, it is necessary to research the architectures of multiprocessor system with high performance and low power consumption. A simulator developed in high level l...
Arata Shinozaki, Masatoshi Shima, Minyi Guo, Mitsu...
AMAST
2008
Springer
13 years 9 months ago
System Demonstration of Spiral: Generator for High-Performance Linear Transform Libraries
We demonstrate Spiral, a domain-specific library generation system. Spiral generates high performance source code for linear transforms (such as the discrete Fourier transform and ...
Yevgen Voronenko, Franz Franchetti, Fréd&ea...
CMMR
2007
Springer
114views Music» more  CMMR 2007»
14 years 1 months ago
A Network-Based Framework for Collaborative Development and Performance of Digital Musical Instruments
This paper describes the design and implementation of a framework designed to aid collaborative development of a digital musical instrument mapping layer1 . The goal was to create ...
Joseph Malloch, Stephen Sinclair, Marcelo M. Wande...
ISCAPDCS
2004
13 years 8 months ago
FG: A Framework Generator for Hiding Latency in Parallel Programs Running on Clusters
FG is a programming environment for asynchronous programs that run on clusters and fit into a pipeline framework. It enables the programmer to write a series of synchronous functi...
Thomas H. Cormen, Elena Riccio Davidson