Sciweavers

100 search results - page 15 / 20
» Associative Memory with Dynamic Synapses
Sort
View
MSE
2000
IEEE
174views Hardware» more  MSE 2000»
14 years 2 months ago
Integrating a Digital Camera in the Home Environment: Architecture and Prototype
Electronic photography is gaining parts of the photography market and tends to replace gradually all argentic photography. The combination of digital camera and computer technolog...
Nadia Bennani
POPL
2010
ACM
13 years 8 months ago
S-Net for multi-memory multicores
S-NET is a declarative coordination language and component technology aimed at modern multi-core/many-core architectures and systems-on-chip. It builds on the concept of stream pr...
Clemens Grelck, Jukka Julku, Frank Penczek
CDC
2010
IEEE
102views Control Systems» more  CDC 2010»
13 years 4 months ago
Stock market trading via stochastic network optimization
We consider the problem of dynamic buying and selling of shares from a collection of N stocks with random price fluctuations. To limit investment risk, we place an upper bound on t...
Michael J. Neely
PSB
2003
13 years 11 months ago
MAP: Searching Large Genome Databases
A number of biological applications require comparison of large genome strings. Current techniques suffer from both disk I/O and computational cost because of extensive memory req...
Tamer Kahveci, Ambuj K. Singh
DSN
2005
IEEE
14 years 3 months ago
Checking Array Bound Violation Using Segmentation Hardware
The ability to check memory references against their associated array/buffer bounds helps programmers to detect programming errors involving address overruns early on and thus avo...
Lap-Chung Lam, Tzi-cker Chiueh