Sciweavers

306 search results - page 17 / 62
» Asynchronous Polycyclic Architecture
Sort
View
FPGA
2004
ACM
121views FPGA» more  FPGA 2004»
14 years 24 days ago
Highly pipelined asynchronous FPGAs
We present the design of a high-performance, highly pipelined asynchronous FPGA. We describe a very fine-grain pipelined logic block and routing interconnect architecture, and sh...
John Teifel, Rajit Manohar
UIST
1997
ACM
13 years 11 months ago
Designing and Implementing Asynchronous Collaborative Applications with Bayou
Asynchronous collaboration is characterized by the degree of independence collaborators have from one another. In particular, collaborators working asynchronously typically have l...
W. Keith Edwards, Elizabeth D. Mynatt, Karin Peter...
DAC
2006
ACM
14 years 8 months ago
State encoding of large asynchronous controllers
A novel method to solve the state encoding problem in Signal Transition Graphs is presented. It is based on the structural theory of Petri nets and can be applied to large specifi...
Josep Carmona, Jordi Cortadella
ARVLSI
1997
IEEE
104views VLSI» more  ARVLSI 1997»
13 years 11 months ago
A High-Speed Asynchronous Decompression Circuit for Embedded Processors
This paper describes the architecture and implementation of a high-speed decompression engine for embedded processors. The engine is targeted to processors where embedded programs...
Martin Benes, Andrew Wolfe, Steven M. Nowick
ISCA
2002
IEEE
105views Hardware» more  ISCA 2002»
14 years 10 days ago
Power and Performance Evaluation of Globally Asynchronous Locally Synchronous Processors
Due to shrinking technologies and increasing design sizes, it is becoming more difficult and expensive to distribute a global clock signal with low skew throughout a processor di...
Anoop Iyer, Diana Marculescu