Sciweavers

42 search results - page 6 / 9
» Augmenting Branch Predictor to Secure Program Execution
Sort
View
MICRO
2003
IEEE
152views Hardware» more  MICRO 2003»
14 years 6 days ago
A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor
Single-event upsets from particle strikes have become a key challenge in microprocessor design. Techniques to deal with these transient faults exist, but come at a cost. Designers...
Shubhendu S. Mukherjee, Christopher T. Weaver, Joe...
ISLPED
1995
ACM
95views Hardware» more  ISLPED 1995»
13 years 10 months ago
Reducing the frequency of tag compares for low power I-cache design
In current processors, the cache controller, which contains the cache directory and other logic such as tag comparators, is active for each instruction fetch and is responsible fo...
Ramesh Panwar, David A. Rennels
ICSE
2003
IEEE-ACM
14 years 7 months ago
Improving Test Suites via Operational Abstraction
g Test Suites via Operational Abstraction Michael Harder Jeff Mellen Michael D. Ernst MIT Lab for Computer Science 200 Technology Square Cambridge, MA 02139 USA {mharder,jeffm,mern...
Michael Harder, Jeff Mellen, Michael D. Ernst
OOPSLA
2001
Springer
13 years 11 months ago
Multitasking without Compromise: A Virtual Machine Evolution
The Multitasking Virtual Machine (called from now on simply MVM) is a modification of the Java™ virtual machine. It enables safe, secure, and scalable multitasking. Safety is ac...
Grzegorz Czajkowski, Laurent Daynès
OOPSLA
2010
Springer
13 years 5 months ago
Instrumentation and sampling strategies for cooperative concurrency bug isolation
Fixing concurrency bugs (or crugs) is critical in modern software systems. Static analyses to find crugs such as data races and atomicity violations scale poorly, while dynamic a...
Guoliang Jin, Aditya V. Thakur, Ben Liblit, Shan L...