Sciweavers

4359 search results - page 126 / 872
» Automated Pipeline Design
Sort
View
ICCAD
2006
IEEE
125views Hardware» more  ICCAD 2006»
14 years 6 months ago
Leveraging protocol knowledge in slack matching
Stalls, due to mis-matches in communication rates, are a major performance obstacle in pipelined circuits. If the rate of data production is faster than the rate of consumption, t...
Girish Venkataramani, Seth Copen Goldstein
ARITH
2007
IEEE
14 years 4 months ago
P6 Binary Floating-Point Unit
The floating point unit of the next generation PowerPC is detailed. It has been tested at over 5 GHz. The design supports an extremely aggressive cycle time of 13 FO4 using a tech...
Son Dao Trong, Martin S. Schmookler, Eric M. Schwa...
SIGGRAPH
1994
ACM
14 years 1 months ago
IRIS performer: a high performance multiprocessing toolkit for real-time 3D graphics
This paper describes the design and implementation of IRIS Performer, a toolkit for visual simulation, virtual reality, and other real-time 3D graphics applications. The principal...
John Rohlf, James Helman
CN
2008
162views more  CN 2008»
13 years 9 months ago
A cache-based internet protocol address lookup architecture
This paper proposes a novel Internet Protocol (IP) packet forwarding architecture for IP routers. This architecture is comprised of a non-blocking Multizone Pipelined Cache (MPC) ...
Soraya Kasnavi, Paul Berube, Vincent C. Gaudet, Jo...
WSC
2004
13 years 11 months ago
Investigation of Error Rates When Controlling Multiple Uninhabited Combat Aerial Vehicles
As systems become more and more complex the use of automation tools becomes more important. Although automation is introduced to reduce human workload, improve situational awarene...
Sasanka V. Prabhala, Jennie J. Gallimore