ARITH 2007 - PDF Preprint Papers

ARITH 2007 IEEE Symposium on Computer Arithmetic

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ARITH-2007 Paper

click to vote

ARITH
2007
IEEE

180views Applied Computing» more ARITH 2007»

Decimal Floating-Point Adder and Multifunction Unit with Injection-Based Rounding

14 years 5 months ago

Download mesa.ece.wisc.edu

Shrinking feature sizes gives more headroom for designers to extend the functionality of microprocessors. The IEEE 754R working group has revised the IEEE 754-1985 Standard for Bi...

Liang-Kai Wang, Michael J. Schulte

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	180	Decimal Floating-Point Adder and Multifunction Unit with Injection-Based Rounding	claim
2	164	A Software Implementation of the IEEE 754R Decimal Floating-Point Arithmetic Using the Binary Encoding Format	claim
3	151	Modular Multiplication using Redundant Digit Division	claim
4	136	A New Family of High.Performance Parallel Decimal Multipliers	claim
5	135	Accurate Multiple-Precision Gauss-Legendre Quadrature	claim
6	133	Decimal Floating-Point Multiplication Via Carry-Save Addition	claim
7	128	How to Ensure a Faithful Polynomial Evaluation with the Compensated Horner Algorithm	claim
8	126	Asymmetric Squaring Formulae	claim
9	125	Robust Energy-Efficient Adder Topologies	claim
10	123	A New Architecture For Multiple-Precision Floating-Point Multiply-Add Fused Unit Design	claim
11	123	Efficient polynomial L-approximations	claim
12	119	Fast Modular Reduction	claim
13	117	Spectral Modular Exponentiation	claim
14	113	Formal Verification of Floating-Point Programs	claim
15	113	An Algorithm for Inversion in GF(2^m) Suitable for Implementation Using a Polynomial Multiply Instruction on GF(2)	claim
16	111	Multiplication by a Constant is Sublinear	claim
17	110	P6 Binary Floating-Point Unit	claim
18	110	Serial Parallel Multiplier Design in Quantum-dot Cellular Automata	claim
19	106	Design of the ARM VFP11 Divide and Square Root Synthesisable Macrocell	claim
20	106	Optimistic Parallelization of Floating-Point Accumulation	claim
21	101	Efficient Method for Magnitude Comparison in RNS Based on Two Pairs of Conjugate Moduli	claim
22	95	Floating-point L2-approximations to functions	claim
23	94	Solving Constraints on the Intermediate Result of Decimal Floating-Point Operations	claim
24	89	Worst Cases of a Periodic Function for Large Arguments	claim
25	87	Montgomery Reduction Algorithm for Modular Multiplication Using Low-Weight Polynomial Form Integers	claim
26	82	Performing Advanced Bit Manipulations Efficiently in General-Purpose Processors	claim
27	77	Return of the hardware floating-point elementary function	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers