Sciweavers

    2 search results - page 1 / 1
    » Automated Synthesis of Micro-Pipelines from Behavioral Veril...
    Sort
    View
    ASYNC
    2000
    IEEE
    87views Hardware» more  ASYNC 2000»
    Automated Synthesis of Micro-Pipelines from Behavioral Verilog HDL
    15 years 7 months ago
    Automated Synthesis of Micro-Pipelines from Behavioral Verilog HDL
    Download  www.cadence.com
    Ivan Blunno, Luciano Lavagno
    claim paper
    Read More »
    ENTCS
    2006
    176views more  ENTCS 2006»
    Automatic Formal Synthesis of Hardware from Higher Order Logic
    15 years 3 months ago
    Automatic Formal Synthesis of Hardware from Higher Order Logic
    Download  www.cl.cam.ac.uk
    A compiler that automatically translates recursive function definitions in higher order logic to clocked synchronous hardware is described. Compilation is by mechanised proof in t...
    Mike Gordon, Juliano Iyoda, Scott Owens, Konrad Sl...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.